Consider a 32-bit microprocessor, with a 16-bit external data bus, driven by an 8-MHz input clock. Assume that this microprocessor has a bus cycle whose minimum duration equals four input clock cycles. What is the maximum data transfer rate across the bus that this microprocessor can sustain in bytes/s? To increase its performance, would it be better to make its external data bus 32 bits or to double the external clock frequency supplied to the microprocessor? State any other assumptions you make and explain. Determine the number of bytes that can be transferred per bus cycle.
Answer to relevant QuestionsConsider a computer system that contains an I/O module controlling a simple keyboard/printer Teletype. The following registers are contained in the CPU and connected directly to the system bus: INPR: Input Register, 8 ...Consider a memory system with the following parameters: Tc = 100 ns Cc = 0.01 cents > bit Tm = 1,200 ns Cm = 0.001 cents > bit a. What is the cost of 1 MByte of main memory? b. What is the cost of 1 MByte of main memory ...Suppose the hypothetical processor of Figure 1.3 also has two I/O instructions: 0011 = Load AC from I/O 0111 = Store AC to I/O In these cases, the 12-bit address identifies a particular external device. Show the program ...Describe the round-robin scheduling technique. Why does Figure have two blocked states?
Post your question