(a) Add an instruction that multiplies two 16-bit numbers stored in the lower half of two general-purpose registers and deposits the product into another 32-bit register to the processor model shown in Figure 9-8. (Such an instruction does not exist in MIPS).
(b) Create a test bench to test this instruction.