(a) Interrupt I/O is a way of controlling input/output activity whereby a peripheral or terminal that...

 

Transcribed Image Text:

(a) Interrupt I/O is a way of controlling input/output activity whereby a peripheral or terminal that needs to make or receive a data transfer sends a signal. Figure 2 shows the priority interrupt of devices. PI Device1 00 PO VAD1 Processor Data Bus VAD2 VAD3 Device2 Device3 To PI PO PI PO next device Interrupt Request INTR CPU Interrupt Acknowledge INTACK Figure 2 i) Referring to Figure 2, consider the problem of simultaneous arrivals of interrupt requests from two or more devices. Give TWO (2) answers on how does the processor handle this interrupt? ii) Determine another TWO (2) techniques that are commonly used in I/O interrupt besides the technique mentioned in 2 (a) (i). [4 Marks] iii) Draw the interrupt cycle diagram and explain TWO (2) uses of the interrupt. [6 Marks] (b) Data lines, control lines and address lines are required to establish connection from external devices to the I/O modules. Describe the function of each line. (a) Interrupt I/O is a way of controlling input/output activity whereby a peripheral or terminal that needs to make or receive a data transfer sends a signal. Figure 2 shows the priority interrupt of devices. PI Device1 00 PO VAD1 Processor Data Bus VAD2 VAD3 Device2 Device3 To PI PO PI PO next device Interrupt Request INTR CPU Interrupt Acknowledge INTACK Figure 2 i) Referring to Figure 2, consider the problem of simultaneous arrivals of interrupt requests from two or more devices. Give TWO (2) answers on how does the processor handle this interrupt? ii) Determine another TWO (2) techniques that are commonly used in I/O interrupt besides the technique mentioned in 2 (a) (i). [4 Marks] iii) Draw the interrupt cycle diagram and explain TWO (2) uses of the interrupt. [6 Marks] (b) Data lines, control lines and address lines are required to establish connection from external devices to the I/O modules. Describe the function of each line.

Answer rating: 100% (QA)

The CPU requires a way to prioritize and effectively manage interrupt requests made by several devic... View the full answer