A microprocessor has an on-chip 2-way set associative cache with a total capacity of 8 KB. Each line in cache can store sixteen 8-bit words. It has a total addressable space of 16 MB. Consider the following CPU instruction; LOAD AB1234h Which set number will this request be stored in cache? What will be its corresponding tag number? If the microprocessor had a direct mapped cache with half the capacity of the set associative cache. Then, Which line number would the request be saved in? What will be the corresponding tag number? Now consider the case if the microprocessor had an associative cache with four times the capacity of the direct mapped cache. Which line number would the request be saved in? What will be the corresponding tag number? Which of the above caches will have the fastest access time. Justify your answer. Which of the above caches has the best overall performance considering replacement.

Answer rating: 100% (QA)

O Numben of bits for word offset wo logNumben of Words in une 2 way ... View the full answer