Design a sequence generator that generates the following serial sequence: If your Entry no. is 2021EE1X1X2X3X4,...
Fantastic news! We've Found the answer you've been seeking!
Question:
Transcribed Image Text:
Design a sequence generator that generates the following serial sequence: If your Entry no. is 2021EE1X1X2X3X4, then the serial sequence to be generated is: {3-bit binary of (X3%8), 3-bit binary of (X4%8)} where % is the modulo operator. For example: If your Entry no. is 2021EE10465, you have to generate a sequence: {1,1,0,1,0,1} If your Entry no. is 2021EE10485, you have to generate a sequence: {0,0,0,1,0,1} If your Entry no. is 2021EE10498, you have to generate a sequence: {0,0,1,0,0,0} and so on.... FSM Design steps: • The circuit has one input, X, and one serial output, Y. If X is 1 at the rising clock edge, the machine should generate the desired output sequence as Y. If X is 1 while the circuit is busy generating its output sequence, the input X should be ignored. If X is 0, and the circuit is idle, the output Y should be 0. · [Let's say the circuit to be designed is a black box. It has two inputs, X and CLK and one serial output Y. Let's say X is 0 and the clock is being fed to CLK input. At this moment output Y should be 0, the circuit is in 'idle state'. Whenever X becomes 1 at the rising clock edge, the black box starts generating the sequence given to you. If the sequence to be generated is a 6-bit sequence, then since Y is a serial output, it will take 6 clock cycles (or more, depending on your circuit) to generate the required sequence at Y. During these 6 clock cycles, we say the circuit is 'busy generating its output'. Once the output is generated (i.e. these 6 clock cycles are over) the circuit is called to be in 'idle state'.] Construct a state diagram for the finite state machine. • How many flip-flops will you need? • Assign values to each state in the state diagram. • Construct the state table from the state diagram. Use D-flip-flops. • Use Karnaugh maps to generate each of the inputs to each of the flipflops. • Write Verilog code to simulate the circuit. Implement the designed circuit on CPLD board. Design a sequence generator that generates the following serial sequence: If your Entry no. is 2021EE1X1X2X3X4, then the serial sequence to be generated is: {3-bit binary of (X3%8), 3-bit binary of (X4%8)} where % is the modulo operator. For example: If your Entry no. is 2021EE10465, you have to generate a sequence: {1,1,0,1,0,1} If your Entry no. is 2021EE10485, you have to generate a sequence: {0,0,0,1,0,1} If your Entry no. is 2021EE10498, you have to generate a sequence: {0,0,1,0,0,0} and so on.... FSM Design steps: • The circuit has one input, X, and one serial output, Y. If X is 1 at the rising clock edge, the machine should generate the desired output sequence as Y. If X is 1 while the circuit is busy generating its output sequence, the input X should be ignored. If X is 0, and the circuit is idle, the output Y should be 0. · [Let's say the circuit to be designed is a black box. It has two inputs, X and CLK and one serial output Y. Let's say X is 0 and the clock is being fed to CLK input. At this moment output Y should be 0, the circuit is in 'idle state'. Whenever X becomes 1 at the rising clock edge, the black box starts generating the sequence given to you. If the sequence to be generated is a 6-bit sequence, then since Y is a serial output, it will take 6 clock cycles (or more, depending on your circuit) to generate the required sequence at Y. During these 6 clock cycles, we say the circuit is 'busy generating its output'. Once the output is generated (i.e. these 6 clock cycles are over) the circuit is called to be in 'idle state'.] Construct a state diagram for the finite state machine. • How many flip-flops will you need? • Assign values to each state in the state diagram. • Construct the state table from the state diagram. Use D-flip-flops. • Use Karnaugh maps to generate each of the inputs to each of the flipflops. • Write Verilog code to simulate the circuit. Implement the designed circuit on CPLD board.
Expert Answer:
Answer rating: 100% (QA)
State Diagram Design States Idle Generating Inputs X input CK clock Outputs Y output Transitions Tra... View the full answer
Related Book For
Auditing An International Approach
ISBN: 978-0071051415
6th edition
Authors: Wally J. Smieliauskas, Kathryn Bewley
Posted Date:
Students also viewed these electrical engineering questions
-
(a) Write a behavioral Verilog description of the state machine you designed in Problem 1.13. Assume that state changes occur on the falling edge of the clock pulse. Instead of using if-then-else...
-
Planning is one of the most important management functions in any business. A front office managers first step in planning should involve determine the departments goals. Planning also includes...
-
A Moore sequential circuit has one input and one output. The output goes to 1 when the input sequence 111 has occurred, and the output goes to 0 if the input sequence 000 occurs. At all other times,...
-
Multi-Star, Inc., had sales of $890,000, cost of sales and operating expenses of $450,000 and $200,000, respectively, and 10,000 shares of common stock outstanding. Calculate the amount of earnings...
-
Differentiate between a hybrid security and a derivative security.
-
Suppose on January 1, Ahmeds Tavern prepaid rent of \($18,000\) for the full year. At July 31, how much rent expense should be recorded for the period January 1 through July 31?
-
Describe in what ways the scope of nursing has changed.
-
Why has eBay succeeded as an online auction marketplace while so many others have failed?
-
Find the vertex, axis of symmetry, x and y-intercepts, and sketch the parabola. 5). 3x=y2 (Solve for x.) Opens left or right? axis of symmetry:. vertex: x-intercept: y-intercepts:
-
Obtain the Target Corporations annual report at http://investors.target.com using the instructions in Appendix B, and use it to answer the following questions: a. What was Targets net income for 2016...
-
a.You are thinking of starting the first moon tourism company, but before starting your company, you want to know whether there is enough demand. Come up with three revealed preference methods for...
-
Sue plans to save $4,500, $0, and $5,500 at the end of Years 1 to 3, respectively. What will her investment account be worth at the end of the Year 4 if she earns an annual rate of 4.15 percent?
-
If the function is one-to-one, find its inverse. If not, write "not one-to-one." f(x) = 3x3 - 7
-
Analyze the Knob Noster Missouri School district profile It can be any educational level. For K-12 schools search the Missouri state website. For higher education, search the accrediting body's...
-
Write a thesis statement based on the two stories Paul's Case and To Room Nineteen including the following categories : how paul and susan intially lived their lives as per societal norms; their self...
-
In number theory, a perfect number is a positive integer that is equal to the sum of its proper positive divisors, that is, the sum of its positive divisors excluding itself (also known as its...
-
The electric power usage in kilowatts (kW) of a residence during a particular day was modeled by p(t) = -0.014 +0.46 - 1.3t+12.9 where t is the number of hours after midnight, Osts 24. How much...
-
Doorharmony Company makes doorbells. It has a weighted- average cost of capital of 5% and total assets of $ 5,900,000. Doorharmony has current liabilities of $ 750,000. Its operating income for the...
-
In connection with your examination of the financial statements of Olars Manufacturing Corp. for the year ended December 31, your post-balance sheet audit procedures disclosed the following items: 1....
-
What is auditing? What condition creates demand for audits of financial reports?
-
What are the differences between a report qualified for a scope limitation and a standard unmodified report?
-
For coordinates \(\left(x^{1}, x^{2} ight)\) and metric \(g=\operatorname{diag}\left(g_{11}, g_{22} ight)\), the Gaussian curvature is For a sphere with coordinates defined in the following figure,...
-
Consider the holonomic basis defined in Box 26.1 . Using that the tangent vector for a curve can be written \(t=t^{\mu} e_{\mu}=\left(d x^{\mu} / d \lambda ight) e_{\mu}\), show that Thus, \(g_{\mu...
-
The Lie bracket of vector fields \(A\) and \(B\) is defined as their commutator, \([A, B]=\) \(A B-B A\). The Lie bracket of two basis vectors vanishes for a coordinate basis but not for a...
Study smarter with the SolutionInn App