Figure (https://web.njit.edu/~sohna/cs350/hw10-cache.pdf) shows cache memory with 4-way set associative mapping. numbers in parenthesis indicate number of bits per field. a word is 32 bits and cache is byte-addressable
 

 

Transcribed Image Text:

3. The cache is initially empty. Now, CPU generates the following sequence of cache addresses in HEX: AAA, 3A2, 7A3, AA3, CAO, 7A4, 4A1, 5A1, CA2, 3A1, BBB, 4B5, 5B4, 6B3, 5B3, 5B5, 4B5, BBC, ABB, CBC, 3. The cache is initially empty. Now, CPU generates the following sequence of cache addresses in HEX: AAA, 3A2, 7A3, AA3, CAO, 7A4, 4A1, 5A1, CA2, 3A1, BBB, 4B5, 5B4, 6B3, 5B3, 5B5, 4B5, BBC, ABB, CBC,

Answer rating: 100% (QA)

To understand 4way set associative mapping in a cache memory system lets break down the components a... View the full answer