In a symmetric multiprocessor (SMP) system with a shared bus, there are two CPUs (CPU1, CPU2)...

Transcribed Image Text:

In a symmetric multiprocessor (SMP) system with a shared bus, there are two CPUs (CPU1, CPU2) that have local cache memories. The system does not include a shared L2 cache. For write operations, the Write Back (WB) method is used. There is a shared variable A in the system. To provide cache coherence, the snoopy MESI protocol is used. The parts a) and b) can be answered independently. a) Assume that all cache memories are empty and the valid value of A is residing only in the main memory. i) First, CPUI reads the value of A. What are the MESI states of the corresponding frames in the caches of the CPUs and is the value in the main memory valid, after this read operation? (Write below) (5 p) CPU1: CPU2: Main Memory: In a symmetric multiprocessor (SMP) system with a shared bus, there are two CPUs (CPU1, CPU2) that have local cache memories. The system does not include a shared L2 cache. For write operations, the Write Back (WB) method is used. There is a shared variable A in the system. To provide cache coherence, the snoopy MESI protocol is used. The parts a) and b) can be answered independently. a) Assume that all cache memories are empty and the valid value of A is residing only in the main memory. i) First, CPUI reads the value of A. What are the MESI states of the corresponding frames in the caches of the CPUs and is the value in the main memory valid, after this read operation? (Write below) (5 p) CPU1: CPU2: Main Memory:

Answer rating: 100% (QA)

The MESI protocol also known as the Illinois protocol is a cache coherence and memory coherency prot... View the full answer