Model a decimal down counter using the while loop in Verilog. The counter should count from 36

Posted Date: