a) If the CLK input to the 8086/8088 is 4 MHz, how long is one bus cycle? How much time is allowed for memory access?

 b) If an 8086 running at 10MHz performs bus cycles with two wait states, what is the duration of the bus cycle? 

c) If a crystal of 15 MHz is attached at pins X1 and X2 of 8284, what is the operating frequency of the processor? If a memory chip of 500ns access time is interfaced with the processor, does it require a wait state? Why? Which pin is responsible for the generation of the READY signal? Which pins are used to control the generation of the READY signal? 

d) Contrast minimum and maximum mode 8086/8088 operation.

Answer rating: 100% (QA)

a If the CLK input to the 80868088 is 4 MHz how long is one bus cycle There are at least four clock ... View the full answer