Figure 9.8 presents a model for a subset of MIPS instructions. Synthesize the model using current Xilinx software with a state-of-the-art Xilinx FPGA as the target. How many logic blocks, flip-flops, and memory blocks are used? (Substitute a different FPGA company and its software to create variations of this question that suit your environment.)