Write a task that logs the history of values of a bit vector signal to a text file. Each time the signal changes, write the current time and signal value to the file. Verilog has a built-in funtion called $time that could display the current simulation time.