Two flip-flops are connected as shown in the following diagram. The delay represents wiring delay between the

Question:

Two flip-flops are connected as shown in the following diagram. The delay represents wiring delay between the two clock inputs, which results in clock skew. This can cause possible loss of synchronization. The flip-flop propagation delay from clock to Q is 10 ns < tp< 15 ns, and the setup and hold times for D1are always satisfied.

(a) What is the maximum value that the delay can have and still achieve proper synchronous operation? Draw a timing diagram to justify your answer.

D2 Q2 DI Qi FF1 FF2 CLK- Delay

(b) Assuming that the delay is ,3 ns, what is the minimum allowable clock period?

Fantastic news! We've Found the answer you've been seeking!

Step by Step Answer:

Related Book For  book-img-for-question

Digital Systems Design Using Verilog

ISBN: 978-1285051079

1st edition

Authors: Charles Roth, Lizy K. John, Byeong Kil Lee

Question Posted: