1. What type of circuit (combinational or sequential) will be synthesized? Explain why? LIBRARY ieee; USE...

  

Transcribed Image Text:

1. What type of circuit (combinational or sequential) will be synthesized? Explain why? LIBRARY ieee; USE ieee.std_logic_1164.all; ENTITY incomplete_assignment IS port (sel : in std_logic_vector (1 downto 0); A, B : in std_logic; 01, 02: out std logic); END ENTITY; ARCHITECTURE rtl OF incomplete_assignment IS BEGIN process (sel, A, B) begin case (sel) is when "00" => 01 <= A; 02 <= A and B; when "01" => 01 <= B; 02 <= A xor B; when "10" => 01 <= A xor B; when "11" => 02 <= A or B; when others => 01 <= '0'; 02 <= '0'; end case; end process; END ARCHITECTURE; 1. What type of circuit (combinational or sequential) will be synthesized? Explain why? LIBRARY ieee; USE ieee.std_logic_1164.all; ENTITY incomplete_assignment IS port (sel : in std_logic_vector (1 downto 0); A, B : in std_logic; 01, 02: out std logic); END ENTITY; ARCHITECTURE rtl OF incomplete_assignment IS BEGIN process (sel, A, B) begin case (sel) is when "00" => 01 <= A; 02 <= A and B; when "01" => 01 <= B; 02 <= A xor B; when "10" => 01 <= A xor B; when "11" => 02 <= A or B; when others => 01 <= '0'; 02 <= '0'; end case; end process; END ARCHITECTURE;

Answer rating: 100% (QA)

The provided VHDL code describes a circuit for a 2to1 multiplexer with additional logic for the outp... View the full answer