Consider the circuit diagram shown below. You are calculating the delay from the node In to...

Transcribed Image Text:

Consider the circuit diagram shown below. You are calculating the delay from the node "In" to "out". In 3 out 45 45 a) Calculate your logical effort. Note your XOR has been implemented based on the following equation by cascading INV, NAND, NOR gates. (10 points) A B = AB + AB = AB AB = A + B.B + A b) Calculate your electrical effort. (5 points) c) Calculate your branching effort. (5 points) d) Calculate your path effort and best stage effort. (5 points) e) Calculate your parasitic delay. (5 points) f) Calculate your final delay based on above analysis using the best stage effort in (d). (10 points) Consider the circuit diagram shown below. You are calculating the delay from the node "In" to "out". In 3 out 45 45 a) Calculate your logical effort. Note your XOR has been implemented based on the following equation by cascading INV, NAND, NOR gates. (10 points) A B = AB + AB = AB AB = A + B.B + A b) Calculate your electrical effort. (5 points) c) Calculate your branching effort. (5 points) d) Calculate your path effort and best stage effort. (5 points) e) Calculate your parasitic delay. (5 points) f) Calculate your final delay based on above analysis using the best stage effort in (d). (10 points)

Answer rating: 100% (QA)

To calculate the various parameters for delay analysis lets break down the given circuit diagram and solve each part step by step a Logical Effort Cal... View the full answer