Question: Consider a memory system that uses a 32-bit address to address at the byte level, plus a cache that uses a 64-byte line size. a.
a. Assume a direct mapped cache with a tag field in the address of 20 bits. Show the address format and determine the following parameters: number of addressable units, number of blocks in main memory, number of lines in cache, size of tag.
b. Assume an associative cache. Show the address format and determine the following parameters: number of addressable units, number of blocks in main memory, number of lines in cache, size of tag.
c. Assume a four-way set-associative cache with a tag field in the address of 9 bits. Show the address format and determine the following parameters: number of addressable units, number of blocks in main memory, number of lines in set, number of sets in cache, number of lines in cache, size of tag.
Step by Step Solution
3.46 Rating (162 Votes )
There are 3 Steps involved in it
a Address format Tag 20 bits Line 6 bits Word 6 bits Number of add... View full answer
Get step-by-step solutions from verified subject matter experts
Document Format (1 attachment)
896-C-S-S-A-D (2353).docx
120 KBs Word File
