For each part of this exercise, assume the initial cache and memory state as illustrated in Figure
Question:
P#:
Where P# designates the CPU (e.g., P0),
Treat each action below as independently applied to the initial state as given in Figure 4.37. What is the resulting state (i.e., coherence state, tags, and data) of the caches and memory after the given action? Show only the blocks that change, for example, P0.B0: (I, 120, 00 01) indicates that CPU P0's block B0 has the final state of I, tag of 120, and data words 00 and 01. Also, what value is returned by each read operation?
a. P0: read 120
b. P0: write 120 Figure 4.37 Bus-based snooping multiprocessor.
c. P15: write 120 d. P1: read 110
e. P0: write 108 f. P0: write 130 g. P15: write 130
Fantastic news! We've Found the answer you've been seeking!
Step by Step Answer:
Related Book For
Computer Architecture A Quantitative Approach
ISBN: 978-0123704900
4th edition
Authors: John L. Hennessy, David A. Patterson
Question Posted: