Question: On the Motorola 68020 microprocessor, a cache access takes two clock cycles. Data access from main memory over the bus to the processor takes three
a. Calculate the effective length of a memory cycle given a hit ratio of 0.9 and a clocking rate of 16.67 MHz.
b. Repeat the calculations assuming insertion of two wait states of one cycle each per memory cycle. What conclusion can you draw from the results?
Step by Step Solution
3.42 Rating (171 Votes )
There are 3 Steps involved in it
a One clock cycle equals 60 ns so a cache access takes 120 ns and a main ... View full answer
Get step-by-step solutions from verified subject matter experts
Document Format (1 attachment)
896-C-S-S-A-D (2367).docx
120 KBs Word File
