Question: A CPU with a 24-bit address bus and 16-bit data bus implements the following memory blocks: Design an address decoder to implement this arrangement. 1

A CPU with a 24-bit address bus and 16-bit data bus implements the following memory blocks: 

1 M byte of ROM using 256K X 8-bit chips 8 M bytes of DRAM using 2M X 4-bit chips

Design an address decoder to implement this arrangement.

1 M byte of ROM using 256K X 8-bit chips 8 M bytes of DRAM using 2M X 4-bit chips

Step by Step Solution

3.51 Rating (154 Votes )

There are 3 Steps involved in it

1 Expert Approved Answer
Step: 1 Unlock

i 1 M byte of ROM using 256K x 8bit chips The chips are bytewide so two are needed to ... View full answer

blur-text-image
Question Has Been Solved by an Expert!

Get step-by-step solutions from verified subject matter experts

Step: 2 Unlock
Step: 3 Unlock

Students Have Also Explored These Related Computer Architecture Questions!