Question: Consider a 16 MB 16-way L3 cache that is shared by two programs A and B. There is a mechanism in the cache that monitors

Consider a 16 MB 16-way L3 cache that is shared by two programs A and B. There is a mechanism in the cache that monitors cache miss rates for each program and allocates 1–15 ways to each program such that the overall number of cache misses is reduced. Assume that program A has an MPKI of 100 when it is assigned 1 MB of the cache. Each additional 1 MB assigned to program A reduces the MPKI by 1. Program B has an MPKI of 50 when it is assigned 1 MB of cache; each additional 1 MB assigned to program B reduces its MPKI by 2. What is the best allocation of ways to programs A and B?

Step by Step Solution

★★★★★

3.36 Rating (168 Votes )

There are 3 Steps involved in it

1 Expert Approved Answer

Step: 1 Unlock

Program B enjoys a higher marginal utility from each addit... View full answer

Question Has Been Solved by an Expert!

Get step-by-step solutions from verified subject matter experts

Step: 2 Unlock

Step: 3 Unlock

Students Have Also Explored These Related Computer Architecture Questions!

Consider a 16 MB 16-way L3 cache that is shared by two programs A and B. There is a mechanism in the cache that monitors cache miss rates for each program and allocates 115ways to each program such...

Managing Scope Changes Case Study Scope changes on a project can occur regardless of how well the project is planned or executed. Scope changes can be the result of something that was omitted during...

Planning is one of the most important management functions in any business. A front office managers first step in planning should involve determine the departments goals. Planning also includes...

2.21 and 2.22 elative importance 1[12/12] You are designing a write buffer between a write-through Ll cache and a write-back L2 cache. The L2 cache write data bus is 16 B wide and can per- form a...

eI Exam2 (2).pdf PracticeExam2 (2).pdf Exam2 (3).pdf ?HWT.pdf LTX ? ? ? ? ? file:///C/Users/adithiya/Downloads/HW7.pdf ? ?? 1 of 1 n the I-cache size is 32-k(B and the D-cache is 64-KB with miss...

1 a. Parallelism at multiple levels is now the driving force of computer design across all four classes of computers, with energy and cost being the primary constraints. There are basically two kinds...

5 . 2 6 Chip multiprocessors ( CMPs ) have multiple cores and their caches on a single chip. CMP on - chip L 2 cache design has interesting trade - offs. The following table shows the miss rates and...

Chip multiprocessors (CMPs) have multiple cores and their caches on a single chip. CMP on-chip L2 cache design has interesting trade-offs. The following table shows the miss rates and hit latencies...

Chip multiprocessors (CMPs) have multiple cores and their caches on a single chip. CMP on-chip L2 cache design has interesting trade-off s. Th e following table shows the miss rates and hit latencies...

Exercise 5.17 Both Barcelona and Nehalem are chip multiprocessors (CMPs), having multiple cores and their caches on a single chip. CMP on-chip L2 cache design has interesting tradeoffs. The following...

) Haw ba is the set of autcomes obtained by Selecting one player From a 12-Man basketball team and one player trom 53-Man NFL team? 7 How card fom Second card? How does the count return the first...

Cora had two options when buying car insurance. Option A had a higher expected value, but Cora chose option B. From the list below, what can we assume about these policies and Coras willingness to...

Question 4 8 3 pts Assuming the auditor has found no material misstatements and has no other reservations regarding an audit client except for a remote probability that resolution of an uncertainty...

13.2 Identify four different stakeholders in need of sustainability information and show how their actions might affect a business.

Let's consider what dynamic scheduling might achieve here. Assume a microarchitecture as shown in Figure 2.42. Assume that the ALUs can do all arithmetic ops (MULTD, DIVD, ADDD, ADDI, SUB) and...

Think about what latency numbers really mean-they indicate the number of cycles a given function requires to produce its output, nothing more. If the overall pipeline stalls for the latency cycles of...

Consider a multiple-issue design. Suppose you have two execution pipelines, each capable of beginning execution of one instruction per cycle, and enough fetch/decode bandwidth in the front end so...

Center the contents of cell D 3 horizontally

Company A bought 100,000 shares in Company B for a price of $14 per share in January 2020. After this investment, Company A holds 25% of Company B. Using the below data for Company B, and ignoring...

What is the present value of an annuity of $500 per year (first cash flow occurs one year from today) for 40 years if the interest rate is 32 % p.a