The throughput of a superscalar processor depends on the number of instructions it can issue per clock cycle. Early superscalar processors were able to issue two instructions per clock. Later processors could issue four instructions per clock. Although massive progress has been made in processor parameters such as clock speed or cache size, it is unlikely that we will see 64-way or 128-way superscalar processors. Why?