Write a Verilog function to compare two 8-bit vectors to determine whether they are equal. Report an error if any bit of either vector is not 0, 1, or z. The function call should pass only the vectors. The function should return TRUE (1) if the vectors are equal, else FALSE (0). All bits including zs should match (i.e., z only matches z).