$(16)$ The following process statement generates a $80$ MHz clock CLK with the duty cycle of

$40\%.$ What are the wait statements at AAA and BBB$?$

process $()$

begin

loop

CLK $<=0$;

AAA;

CLK $<=1$;

BBB;

end loop;

end process;