1. An unpipelined processor has a cycle time of 35 ns. What is the cycle time...

Transcribed Image Text:

1. An unpipelined processor has a cycle time of 35 ns. What is the cycle time of a pipelined version of the processor with 5 evenly divided pipeline stages, if each pipeline latch has a latency of 1 ns? What if the processor is divided into 70 stages? Show your work (5 marks) 2. Calculate the latency if an unpipelined processor has a cycle time of 1600 ns and pipelined processor has a cycle time of 400 ns with 8 evenly divided stages. Show your work (5 marks) 3. Briefly outline the difference between write - back and write - through cache. (2 marks) 1. An unpipelined processor has a cycle time of 35 ns. What is the cycle time of a pipelined version of the processor with 5 evenly divided pipeline stages, if each pipeline latch has a latency of 1 ns? What if the processor is divided into 70 stages? Show your work (5 marks) 2. Calculate the latency if an unpipelined processor has a cycle time of 1600 ns and pipelined processor has a cycle time of 400 ns with 8 evenly divided stages. Show your work (5 marks) 3. Briefly outline the difference between write - back and write - through cache. (2 marks) 1. An unpipelined processor has a cycle time of 35 ns. What is the cycle time of a pipelined version of the processor with 5 evenly divided pipeline stages, if each pipeline latch has a latency of 1 ns? What if the processor is divided into 70 stages? Show your work (5 marks) 2. Calculate the latency if an unpipelined processor has a cycle time of 1600 ns and pipelined processor has a cycle time of 400 ns with 8 evenly divided stages. Show your work (5 marks) 3. Briefly outline the difference between write - back and write - through cache. (2 marks) 1. An unpipelined processor has a cycle time of 35 ns. What is the cycle time of a pipelined version of the processor with 5 evenly divided pipeline stages, if each pipeline latch has a latency of 1 ns? What if the processor is divided into 70 stages? Show your work (5 marks) 2. Calculate the latency if an unpipelined processor has a cycle time of 1600 ns and pipelined processor has a cycle time of 400 ns with 8 evenly divided stages. Show your work (5 marks) 3. Briefly outline the difference between write - back and write - through cache. (2 marks)

Answer rating: 100% (QA)

Lets tackle each question one by one 1 First we need to understand that in pipelining tasks are divided into stages allowing for several instructions ... View the full answer