1. Modify the codegiven in the lecture for the up-counter so that it creates an up-down counter...
Fantastic news! We've Found the answer you've been seeking!
Question:
- 1. Modify the codegiven in the lecture for the up-counter so that it creates anup-down counter with 4 bits. The decision to countup or down is made by the value of the input signalw. If w is 0, the counter will count up. Ifw is 1, the counter will count down. This counter should countevery positive edge of the clock signal. The counter should resetto the initial state (0000 or 1111) every positive edge of theresetsignal.
1- Insert the Verilog code of the counter module and comment itin detail
2- Insert a screenshot of the simulation for the up-downcounter.
Related Book For
Posted Date: