2. How many latches will be generated after synthesis? Provide a brief explanation for your answer....

 

Transcribed Image Text:

2. How many latches will be generated after synthesis? Provide a brief explanation for your answer. library ieee; use ieee.std_logic_1164.all; entity test is port (a,b,use b: in STD_LOGIC; d out: out std logic); end test; architecture Beh of test is begin process (a, b, use b) begin Heading 1 if (use b='1') then d out <= b; elsif (use b = '0') then d out <= a; end if; end process; end Beh; 2. How many latches will be generated after synthesis? Provide a brief explanation for your answer. library ieee; use ieee.std_logic_1164.all; entity test is port (a,b,use b: in STD_LOGIC; d out: out std logic); end test; architecture Beh of test is begin process (a, b, use b) begin Heading 1 if (use b='1') then d out <= b; elsif (use b = '0') then d out <= a; end if; end process; end Beh;

Answer rating: 100% (QA)

The given VHDL code has an issue in the port declaration where it uses use b inste... View the full answer