5. Draw the circuit modelled by the following Verilog module. module Q3 (A, B, C, F,...

 

Transcribed Image Text:

5. Draw the circuit modelled by the following Verilog module. module Q3 (A, B, C, F, C1k, E); input A, B, C, F, C1k; output reg E; reg D, G; initial begin E = 1'b0; D = 1'b0; G = 1'b0; end always @(posedge C1k) begin D <= A & B & C; G <= ~A & ~B; E <= D | G | F; end endmodule 5. Draw the circuit modelled by the following Verilog module. module Q3 (A, B, C, F, C1k, E); input A, B, C, F, C1k; output reg E; reg D, G; initial begin E = 1'b0; D = 1'b0; G = 1'b0; end always @(posedge C1k) begin D <= A & B & C; G <= ~A & ~B; E <= D | G | F; end endmodule

Answer rating: 100% (QA)

AS Inputs are A B C Output E these Statements ase non used always bl... View the full answer