A $32-$bit off$-$chip bus operating at $1\mathrm{.}5$ V and $1$ Ghz clock rate is driving a capacitance of $3p\frac{F}{b}it.$ Each bit is estimated to have toggling probability of $0\mathrm{.}25$ at each clock cycle. What is the power dissipation in operating the bus?