A common pipelined processor architecture utilizes the concept of:

a$)$ Executing multiple instructions simultaneously. b$)$ Fetching and decoding instructions in parallel. c$)$ Storing data in separate memory banks for faster access. d$)$ Reducing clock speed to decrease power consumption.