Question: A computer has a 2 5 6 K B , 4 - way set associative, write back data cache with block size of 3 2

A computer has a 256KB,4-way set associative, write back data cache with block size of
32 bytes. The processor sends 32-bit addresses to the cache controller. Each cache tag
directory entry contains in addition to address tag, 2 valid bits, 1 modified bit and 1
replacement bit.
a. Find number of bits required for tags?
b. What will be size of the cache directory?
A computer has a 2 5 6 K B , 4 - way set

Step by Step Solution

There are 3 Steps involved in it

1 Expert Approved Answer
Step: 1 Unlock blur-text-image
Question Has Been Solved by an Expert!

Get step-by-step solutions from verified subject matter experts

Step: 2 Unlock
Step: 3 Unlock

Students Have Also Explored These Related Programming Questions!

Q:

Given this set of instructions read 0x02000006 read 0x04000004 write 0x02000007 read 0x06000004 write 0x01000001 read 0x01000002 write 0x02000000 read 0x06000007 read 0x05000003 write 0x02000001...

Q:

A computer has a 512 KByte, 8-way set associative, write back data cache with block size of 32 Bytes. The processor sends 32 bit addresses to the cache controller. Each cache tag directory entry...

Q:

A computer's processor sends 32 bit addresses to the cache controller. It has a 512 KByte, 8-way set associative, write back data cache with block size of 32 Bytes. In addition to the address tag,...

Q:

PART A. Answer the following MCQ and True/False questions. (20 points) 1. A microcontroller offers CPUs with integrated memory and peripheral interfaces. a. True b. False 2. In comparison to ASIC and...

Q:

(30pts.) A 2 GHz pipelined processor implemented in 22nm process technology has an ideal CPU CPI of 1 when there are no misses at the first level of the memory hierarchy. On-die first level (L1)...

Q:

5. Suppose you are running a program with the following data access pattern. The pattern is executed only once 0xO 0x8 0x10 Ox18 0x20 0x28 (a) I you use a direct mapped cache with a cache size of 1...

Q:

3. (30pts.) A 2 GHz pipelined processor implemented in 22nm process technology has an ideal CPU CPI of 1 when there are no misses at the first level of the memory hierarchy. On-die first level (L1)...

Q:

code to be used: The following code written in STL Language, implements searching of an element (key) in an array using linear search technique. program LinearSearch var a array(50) byte...

Q:

2. (30pts.) A 2 GHz pipelined processor implemented in 22nm process technology has an ideal CPU CPI of 1 when there are no misses at the first level of the memory hierarchy. On-die first level (L1)...

Q:

(30pts.) A 2 GHz pipelined processor implemented in 22nm process technology has an ideal CPU CPI of 1 when there are no misses at the first level of the memory hierarchy. On-die first level (L1)...

Q:

Determine the appropriate size of a shell-and-tube heat exchanger with two tube passes and one shell pass to heat 70,000 lb/h (8.82 kg/s) of pure ethanol from 60 to 140?F (15.6 to 60?C). The heating...

Q:

53. An overpriced security will plot A. on the Security Market Line. B. below the Security Market Line. C. above the Security Market Line. D. either above or below the Security Market Line depending...

Q:

Which of the following is / are characteristics of an financial lease? I. The payments are enough for the lessor to recover the cost of the equipment. II . The lessee maintains the asset. III. The...

Q:

Nestl produces chocolate and coffee using the same process. In May 2040, the company incurs the following costs: Total Joint Costs: $18,000,000 Chocolate Units Produced: 2,500,000 units Coffee Units...