A memory write cycle is similar to a read cycle, except that data must be placed on the data bus at the same time that $\_$ce is asserted or within a maximum delay after $\_$we is asserted to minimize the time the data bus is used. Figure $7\mathrm{.}17$ illustrates an SRAM memory write cycle. $(20$pts$)$