A RISC instruction set is implemented using $($a$)$ single cycle hardware architecture $($b$)$ multi$-$cycle

hardware architecture $($c$)$ pipelined hardware architecture. Explain with reasoning the Pros and Cons

of each hardware architecture in relative terms of their performance benefits and hardware

complexity.