A RISC Processor having a five stage pipeline as discussed in class is used. The Pipeline hardware detects all possible data hazards and stalls the pipeline when necessary for correct program behavior $($no forwarding$).$ For such a Processor draw cycle by cycle execution schedule $($Pipeline diagram$)$ in the pipeline for the following program for one iteration of the loop. Assume that the branch is resolved in ID stage itself.