A virtual memory system has this specifications: Memory access time is 50ns. TLB access time is 2ns with a hit ratio of 98%. Page fault probability for all memory accesses is 2*106. It takes 5ms to transfer a page from disk to memory or vice versa. We use cache memory to speed up effective memory access time. The cache memory has an access time of 10ns, and a hit ratio of 90%. The penalty to miss in cache is 200ns. Compute the effective memory access time with or without using cache memory. Consider that 80% of memory accesses are READ accesses.