Question: Consider a system running at 1GHz clock and memory access of 50 clock cycles, what is the ideal CPI (ignore memory access latency)? For the
Consider a system running at 1GHz clock and memory access of 50 clock cycles, what is the ideal CPI (ignore memory access latency)? For the same system, if L1 with an access time of 1ns is added with a hit rate of 0.9. What is the speed up achieved?
Step by Step Solution
3.64 Rating (165 Votes )
There are 3 Steps involved in it
Solution The ideal CPI cycles per instruction of a system is 1 which means that each instruction tak... View full answer
Get step-by-step solutions from verified subject matter experts
