Consider the implementation of two different processors P$1$ and P$2$ with the same instruction set architecture. P$1$ has a $0\mathrm{.}4$ns clock period and P$2$ has a $\mathrm{.}33$ns clock period