Consider version $3$ of the sequential multiplier described in class $($pictured below$).$ Assume a $4-$bit version $($the diagram shows a $32-$bit version$)$ of this is implemented that can handle signed $2$s complement numbers using Booth$$s algorithm. If the multiplier $=-5$ and the multiplicand $=7.$ After two iterations, what is the value in the product register? Express the answer in binary.

Screenshot$\_2023-12-03\_$at$\_10\mathrm{.}40\mathrm{.}06\_$PM$.$png

Screenshot$\_2023-12-03\_$at$\_10\mathrm{.}40\mathrm{.}34\_$PM$.$png