Design a TurboBoost capability for your CPU. Initially the CPU is in the IDLE state. Each...

Transcribed Image Text:

Design a TurboBoost capability for your CPU. Initially the CPU is in the IDLE state. Each application runs for 25 cycles. Once an application (A=1) arrives, the CPU starts running the application by moving to the NORMAL execution state. An application can request TurboBoost once during the first 10 cycles by setting TurboBoost=1, then the CPU enters the BOOST state and outputs a flag BoostFlag=1. Otherwise BoostFlag is equal to 0. CPU stays in the BOOST state for 15 cycles. Any remaining application cycles are run in NORMAL state. Once the application is done, it goes back to the IDLE state. e.g. If the application requests TurboBoost = 1 at cycle 5, The CPU goes to Boost state and comes back to Normal state at cycle 20 and then goes back to IDLE state after 25 cycles. a. Draw the HLSM diagram and label all the signals b. Draw the data path for the CPU and clearly label the components, inputs and outputs. c. Connect the datapath and control d. Draw the FSM diagram for the control path & label all the signals Design a TurboBoost capability for your CPU. Initially the CPU is in the IDLE state. Each application runs for 25 cycles. Once an application (A=1) arrives, the CPU starts running the application by moving to the NORMAL execution state. An application can request TurboBoost once during the first 10 cycles by setting TurboBoost=1, then the CPU enters the BOOST state and outputs a flag BoostFlag=1. Otherwise BoostFlag is equal to 0. CPU stays in the BOOST state for 15 cycles. Any remaining application cycles are run in NORMAL state. Once the application is done, it goes back to the IDLE state. e.g. If the application requests TurboBoost = 1 at cycle 5, The CPU goes to Boost state and comes back to Normal state at cycle 20 and then goes back to IDLE state after 25 cycles. a. Draw the HLSM diagram and label all the signals b. Draw the data path for the CPU and clearly label the components, inputs and outputs. c. Connect the datapath and control d. Draw the FSM diagram for the control path & label all the signals

Answer rating: 100% (QA)

Answer Designing a Hardwired Logic State Machine HLS... View the full answer