For each of the changes described below, select the correct effect on the hardware and software structures that supports virtual memory $($page table, page table entry, TLB$),$ if we increase the number of bits of physical addresses in the architecture without changing the number of bits in the virtual address, and without changing the page size. You need to consider the entire contents of these entities, both data, and metadata. A TLB with a fixed number of entries would: