In $8086$ minimum mode, interface two $27$C$64$ ROM chips and $28$K x $8$ SRAM chips to the $8086$ CPU. Draw the following:

$-$Show the system address map and address decoding table

$-$ Draw the circuit diagram using two $74138$ decoder chips and show the timing signals for the $8086$ and for the memory devices mentioned