In this lab, a shift register file together with logic to determine the maximum and minimum val- ues contained within the 4 registers comprising the shift register will be designed using clocked processes in VHDL. Two output registers will be used to store the maximum and minimum val- ues which have been entered into the shift register file via the data input port. Figure 1 gives the block diagram of the system