In VHDL$,$ conditional assignment statements are particularly useful for implementing $........$

logic.

Select one:

$$ a$.$ combinational

$$ b$.$ none of the answers

c$.$ hierarchal

d$.$sequential