L'ANY QUESTION 5: (15 marks) a) State the difference between if...then and case statement. (5 marks) b) Construct simplified schematic circuit from the VLDH language in Listing Q5 (b) 11brary IEEE use IERE.STO LOGIC 1164 ALE entity OUT Inst. 47 la port ret, elk, load op in dogie dr in std logic vector downto o Beg out td logic vedtoe downto 0 en_disp out atd log: > end OUT Inst_4_72 architecture dataflow of OUTLIC_4b_?a i. -Modules 1 and 2 internal signal, op ignal op staloge vector (6 down to Modules and internal signal, da signal 47td logic vector 16 downto 0); A Modules and internal signal, anx signal and logie Module 1 code loadabit DP With Binar input opi 001 When also dr when load op and ringledge Talk -Module 2 code X dispny decada d7 0111111 when op 000 olan *000010 when 00011 elde 11011011 when op MOGLO Olse M200111 when op Mirela 1100210M when cip H 101001 iwe 12101101 when pH010111 HA111101 when op 10 olue 0000111M when op 01111 olsa Ti111111 when I wae 1101111 when op 111001 ela *1110111 when Molas 11111100 when i Il elde 0111001K where 1100 elve *1011110 when op 10 olsa 121110011 when op 111101 else "11100011 anx -Module 3 code, Nor gates seg not do -Module 4 code. NOT gate en diap