Question: Let us use a translation look - aside buffer called TLB that is fast - lookup hardware cache with the access time can be neglected
Let us use a translation lookaside buffer called TLB that is fastlookup hardware cache with the access time can be neglected or in other words, zero. We assume the average memory access time is ns If the hit ratio is what is the effective access time EAT What is the slowdown ratio due to miss?
If we get the EAT is greater than the memory access time, what is the hit ratio H we desire?
b Let us consider a similar solution but the fast cache access needs time as well. Assume it needs ns Also assume the memory access is ns So all access has two accesses, one for table lookup and one for data and instruction. The only difference is that one for hit it needs ns while for miss is needs ns We can calculate the effective access time like a as well. If the hit ratio is what is the EAT? What is the slowdown ratio due to miss? If the EAT is greater than the hit memory access time, what is the hit ratio H
Step by Step Solution
There are 3 Steps involved in it
1 Expert Approved Answer
Step: 1 Unlock
Question Has Been Solved by an Expert!
Get step-by-step solutions from verified subject matter experts
Step: 2 Unlock
Step: 3 Unlock
