only use the code in red please

Assume the $5-$stage pipeline machine$$s register port cannot support read and write at the same time. Assume there is no implicit bypass forwarding of execution result to register read. Further assume there is only $1$ memory unit which does not allow read and write the memory at the same time. What is the average CPI for executing this code segment?

Please create a table to show the the pipeline stages