Please help with steps to do the following:

Project$-1$: Build the following gates using VHDL in EDA Playground:

Elementary logic gates

Not

And

Or

Xor

Mux

DMux

$16-$bit variants

Not$16$

And$16$

Or$16$

Mux$16$