Question: Question 2 9 A 4 - bit load register has input d 0 d 1 d 2 d 3 and output q 0 q 1
Question
A bit load register has input dddd and output Which of the following is true when the clock input and r both high?
The register's bits are set to
The register's bits are set to
The register maintains the previously loaded value
The register loads a new input value
Step by Step Solution
There are 3 Steps involved in it
1 Expert Approved Answer
Step: 1 Unlock
Question Has Been Solved by an Expert!
Get step-by-step solutions from verified subject matter experts
Step: 2 Unlock
Step: 3 Unlock
