Question: Question 5 module TEST_gate; reg[8*7:1] str; initial begin str=CMP 2007; $display(str ts, str); end endmodule Which of the following is the output of the above
Question 5 module TEST_gate; reg[8*7:1] str; initial begin str="CMP 2007"; $display("str ts", str); end endmodule Which of the following is the output of the above verilog code
Step by Step Solution
There are 3 Steps involved in it
Get step-by-step solutions from verified subject matter experts
