Question: Design of ReconfigurableCache Memory Using Verilog HDL. Write a report on thispaper which contains 4 parts
Fantastic news! We've Found the answer you've been seeking!
Question:
Question: Design of ReconfigurableCache Memory Using Verilog HDL. Write a report on thispaper which contains 4 parts ( basic idea, advantages,implementation, challenges)
Report is given below
Transcribed Image Text:
Manjunatha K N, VLSI design and Embedded Systems VTU Extension Centre, UTL Technologies Ltd Bangalore, India Abstract-Verilog Hardware Description Language is used to design cache memory which involves direct mapping and set associative cache. Further set associative cache involves two-way, four-way and eight-way. In this design of cache memory architecture, the mapping technique can be varied using controller unit. To increase accessing speed and optimize power by disable unused cache memory set blocks. CPU Kanagasabapati VLSI design and Embedded Systems VTU Extension Centre, UTL Technologies Ltd Bangalore, India Bangalore, India vijaymanjunatha9.kn@gmail.com Keywords Cache memory, Mapping Controller unit, hit. I. INTRODUCTION In Today's current computers speed of the memory is very important and need for it is in demand. Cache memory plays an important role in increasing the speed. The block diagram of Cache Memory is shown in the Fig.1. Cache is placed in between processor and main memory. It will also contribute to the performance of CPU. [Byte Transfer] Data Address [28:0] [Block Transfer ] Data Cache Memory [512 Kb] Main Memory [512 Mb] Data [Byte Transfer] Fig.1: Basic Cache Memory Block Diagram. To reduce speed gap between CPU and main memory cache memory was introduced, because main memory data transfer speed is less compared with CPU processing speed [3]. For preload data from main memory to cache memory address before accessing data from cache is called locality of reference [1]. Different ways of mapping techniques is used to access data from cache to speed up the performance of CPU [4] & [5]. In set associative mapping, cache set selection bit is used to access particular cache memory set [6]. Siva S Yellampalli VLSI design and Embedded Systems VTU Extension Centre, UTL Technologies Ltd Random Cache Replacement policy is used in this design [3]. Whenever, cache miss happens cache memory respective line is replaced with new main memory corresponding address block data. Main Memory Design: To map main memory of 512 MB with block size of 64 byte to cache memory. Total main memory lines is given by Main memory size /block size = = 8388608 lines. To represent main memory lines from 0 to 8388607 lines requires 23 main memory index bits i.e., CPU address bits [28:6]. Remaining 6 address bits [5:0] is used as offset bits. This paper explains cache memory architecture with the varied mapping technique using cache way controller unit. The introduction part of Section I explains the basic working of the cache memory. In Section II describes the working of different cache mapping technique. Section III explains implementation of cache way controller unit. Simulation results of each mapping technique is showed in Section IV. A. Direct mapping B. Two way mapping C. Four way mapping D. Eight way mapping. II. CACHE MAPPING TECHNIQUES The different ways of mapping of main memory to cache memory is as follows: A. Direct Mapping In direct mapping technique, to map main memory of 512 MB with block size of 64 byte to 512 Kb cache memory requires 29 bits of CPU address. Manjunatha K N, VLSI design and Embedded Systems VTU Extension Centre, UTL Technologies Ltd Bangalore, India Abstract-Verilog Hardware Description Language is used to design cache memory which involves direct mapping and set associative cache. Further set associative cache involves two-way, four-way and eight-way. In this design of cache memory architecture, the mapping technique can be varied using controller unit. To increase accessing speed and optimize power by disable unused cache memory set blocks. CPU Kanagasabapati VLSI design and Embedded Systems VTU Extension Centre, UTL Technologies Ltd Bangalore, India Bangalore, India vijaymanjunatha9.kn@gmail.com Keywords Cache memory, Mapping Controller unit, hit. I. INTRODUCTION In Today's current computers speed of the memory is very important and need for it is in demand. Cache memory plays an important role in increasing the speed. The block diagram of Cache Memory is shown in the Fig.1. Cache is placed in between processor and main memory. It will also contribute to the performance of CPU. [Byte Transfer] Data Address [28:0] [Block Transfer ] Data Cache Memory [512 Kb] Main Memory [512 Mb] Data [Byte Transfer] Fig.1: Basic Cache Memory Block Diagram. To reduce speed gap between CPU and main memory cache memory was introduced, because main memory data transfer speed is less compared with CPU processing speed [3]. For preload data from main memory to cache memory address before accessing data from cache is called locality of reference [1]. Different ways of mapping techniques is used to access data from cache to speed up the performance of CPU [4] & [5]. In set associative mapping, cache set selection bit is used to access particular cache memory set [6]. Siva S Yellampalli VLSI design and Embedded Systems VTU Extension Centre, UTL Technologies Ltd Random Cache Replacement policy is used in this design [3]. Whenever, cache miss happens cache memory respective line is replaced with new main memory corresponding address block data. Main Memory Design: To map main memory of 512 MB with block size of 64 byte to cache memory. Total main memory lines is given by Main memory size /block size = = 8388608 lines. To represent main memory lines from 0 to 8388607 lines requires 23 main memory index bits i.e., CPU address bits [28:6]. Remaining 6 address bits [5:0] is used as offset bits. This paper explains cache memory architecture with the varied mapping technique using cache way controller unit. The introduction part of Section I explains the basic working of the cache memory. In Section II describes the working of different cache mapping technique. Section III explains implementation of cache way controller unit. Simulation results of each mapping technique is showed in Section IV. A. Direct mapping B. Two way mapping C. Four way mapping D. Eight way mapping. II. CACHE MAPPING TECHNIQUES The different ways of mapping of main memory to cache memory is as follows: A. Direct Mapping In direct mapping technique, to map main memory of 512 MB with block size of 64 byte to 512 Kb cache memory requires 29 bits of CPU address.
Expert Answer:
Answer rating: 100% (QA)
Based on the provided information from the report heres a summary covering the four requested parts 1 Basic Idea The paper discusses the utilization o... View the full answer
Related Book For
Statistics For Business And Economics
ISBN: 9780132745659
8th Edition
Authors: Paul Newbold, William Carlson, Betty Thorne
Posted Date:
Students also viewed these programming questions
-
Write a report on Border Security (Mexico-USA) which should meant to demonstrate your comprehension of the concepts learned during our block of instruction. In the report, you will provide a detailed...
-
Write a report on Saga. You are not required to read the entire saga although it may help you to skim the plot. You may focus on any aspects which interest you in your report but must include a brief...
-
Write a report on Multimedia technologies in networking-the impact and challenges of multimedia technologies in computer networking.
-
A social skills training program was implemented with seven mildly challenged students in a study to determine whether the program caused improvements in pre/post measures and behavior ratings. For...
-
You are evaluating the performance of two portfolio managers, and you have gathered annual return data for the past decade: a. For each manager, calculate (1) the average annual return, (2) the...
-
Recalculate P3.1 assuming that the pump efficiency, \(\eta_{\mathrm{P}}=0.8\), and the turbine efficiency, \(\eta_{\mathrm{T}}=\) 0.9. Comment on the effect on the thermal efficiency of the plant,...
-
Diageo North America, Inc., the owner of the Bulleit brand family of whiskeys, sued competitor W.J. Deutsch & Sons Ltd. for allegedly infringing upon the trade dress of Diageos Bulleit bottles....
-
Jobs, Inc. has recently started the manufacture of Tri-Robo, a three-wheeled robot that can scan a home for fires and gas leaks and then transmit this information to a mobile phone. The cost...
-
Adama Is A French Manufacturer Of Photovoltaic Panels. The Company Has A Production Plant In Rennes, Which Supplies Four Warehouses Located In Angers, Bourges, Clermont-Ferrand And Montauban. The...
-
Handy Howard's Incorporated, is a student co-op. Handy Howard uses a perpetual Inventory system, The following transactions (summarized) have been selected for analysis: a. Sold merchandise for cash...
-
Cold working a metal by rolling it to a lesser thickness or hammering it introduces a large number of dislocations into the crystal structure. Would you expect the yield strength to be affected by...
-
If a delegatee fails to perform, the delegator must do so. (True/False)
-
On March 1, the chief engineer for the software design division of Uni Products orally contracts to hire Sunan for one year, beginning March 4. Sunan works for Uni for five months. When sales...
-
When does a third party have contractual rights?
-
An oral contract that should be in writing to be enforceable under the Statute of Frauds may be enforceable if it has been partially performed. (True/False)
-
An assignment is not effective without notice. (True/False)
-
ZOE and ZIA PARTNERSHIP reported income for the year 2021 was P250,000.00 and the partners divide their profit 70:30 respectively. In January 2022, they changed the ratio to 50:50. During 2022, the...
-
Write the statement to store the contents of the txtAge control in an Integer variable named intAge.
-
Health care cost is an increasingly important part of the U.S. economy. In this exercise you are to identify variables that are predictors for drug cost, either individually or in combination. Use...
-
You are the product manager for brand 4 in a large food company. The company president has complained that a competing brand, called brand 2, has higher average sales. The data services group has...
-
A team of 5 analysts is about to examine the earnings prospects of 20 corporations. Each of the 5 analysts will study 4 of the corporations. These analysts are not equally competent. In fact, one of...
-
Patagonia is a world-leading textile manufacturer that specializes in clothing for children and adults. Employees are the primary source of workplace improvements in this company, where empowerment...
-
Define the term leadership .
-
Lincoln Electric Company in Cleveland, Ohio, manufactures arc welding equipment. Lincoln has the highest paid workers in this extremely competitive market, and it is protected neither by patents nor...
Study smarter with the SolutionInn App