Question: Some architectures support the memory indirect addressing mode. Below is an example. In this case, the register R3 contains a pointer to a pointer. Two
Some architectures support the memory indirect addressing mode. Below is an example. In this case, the register R3 contains a pointer to a pointer. Two memory accesses are required to load the data. ADD R1, @(R3) The MIPS CPU doesnt support this addressing mode. Write a MIPS code thats equivalent to the instruction above. The pointer-to-pointer is in register $t3. The other data is in register $t1.
Step by Step Solution
There are 3 Steps involved in it
Get step-by-step solutions from verified subject matter experts
