The following sequence shows four operations for a computer chip assembly process and the design capacity of each. Step $1$: $500$ chips$/$hour Step $2$: $250$ chips$/$hour Step $3$: $300$ chips$/$hour Step $4$: $550$ chips$/$hour Suppose the planned utilization is $70$ percent of the design capacity. What is the actual output of the process per hour?